OKI Semiconductor

MSM51V4223C

REVISION 1997.12

262,263-Word × 4-Bit Field Memory

DESCRIRTION

The OKI MSM51V4223C is a high performance 1-Mbit, $256K \times 4$ -bit, Field Memory. It is designed for high-speed serial access applications such as HDTVs, conventional NTSC TVs, VTRs, digital movies and Multi-media systems. It is a FRAM for wide or low end use as general commodity TVs and VTRs, exclusively. The MSM51V4223C is not designed for the other use or high end use in medical systems, professional graphics systems which require long term picture, and data storage systems and others. The 1-Mbit capacity fits one field of a conventional NTSC TV screen and cascaded two MSM51V4223Cs make one frame of the screen: more than two MSM514223Cs can be cascaded directly without any delay devces among the MSM514223Cs. (Cascading of MSM51V4223C provides larger storage depth or a longer delay).

Each of the 4-bit planes has separate serial write and read ports that employ independent control clocks to support asynchronous read and write operations. Different clock rates are also supported that allow alternate data rates between write and read data streams.

The MSM51V4223C provides high speed FIFO, First-In First-Out, operation without external refreshing: it refreshes its DRAM storage cells automatically, so that it appears fully static to the users.

Moreover, fully static type memory cells and decoders for serial access enable refresh free serial access operation, so that serial read and/or write control clock can be halted high or low for any duration as long as the power is on. Internal conflicts of memory access and refreshing operations are prevented by special arbitration logic.

The MSM51V4223C's function is simple, and similar to a digital delay device whose delay-bit-length is easily set by reset timing. The delay length, number of read delay clocks between write and read, is determined by externally controlled write and read reset timings.

Additional SRAM serial registers, or line buffers for the initial access of 256×4 -bit enable high speed first-bit-access with no clock delay just after the write or read reset timings.

The MSM51V4223C is similar in operation and functionality to OKI 1-Mbit Field Memory MSM51V4221C besides direct cascade capability. (As for MSM51V4221C operation compatible 2-Mbit Field Memory, OKI has MSM51V8221A as a sister device of MSM51V8222A).

Additionally, the MSM51V4223C has write mask function or input enable function (IE), and read-data skipping function or output enable function (OE). The differences between write enable (WE) and input enable (IE), and between read enable (RE) and output enable (OE) are that WE and RE can stop serial write/read address increments but IE and OE can not stop the increment when write/read clocking is continuously applied to MSM51V4223C. The input enable (IE) function allows the user to write into selected locations of the memory only, leaving the rest of the memory contents unchanged. This facilitate data processing to display a "picture in picture" on a TV screen.

FEATURES


- Single power supply: 3.0~3.6V
- 512 Rows × 512 Column × 4 bits
- Fast FIFO (First-in First-out) operon
- High speed asynchronous serial access
 Read/Write cycle time 30 ns/40 ns
 Access time 30 ns/35 ns
- Direct cascading capability
- Write mask function (Input enable control)
- Data skipping function (Output enable control)
- Self refresh (No refresh control is required)
- Package:

18-pin 300 mil plastic DIP (DIP18-P-300-2.54) (Product : MSM51V4223C-xxRS) xx indicates speed rank.

PRODUCT FAMILY

Family	Access Time (Max.)	Cycle Time (Min.)	Package
MSM51V4223C-30RS	30 ns	30 ns	300 mil 18-pin DIP
MSM51V4223C-40RS	35 ns	40 ns	300 IIII 10-PIII DIF


PIN CONFIGURATION (TOP VIEW)



18-Pin Plastic DIP

Pin Name	Function
SWCK	Serial Write Clock
SRCK	Serial Read Clock
WE	Write Enable
RE	Read Enable
IE	Input Enable
OE	Output Enable
RSTW	Write Reset Clock
RSTR	Read Reset Clock
D _{IN} 0 - 3	Data Input
D _{OUT} 0 - 3	Data Output
V _{CC}	Power Supply (3.3 V)
V _{SS}	Ground (0 V)

BLOCK DIAGRAM



OPERATION

Write Operation

The write operation is controlled by three clocks, SWCK, RSTW, and WE. Write operation is accomplished by cycling SWCK, and holding WE high after the write address pointer reset operation or RSTW.

Each write operation, which begins after RSTW, must contain at least 130 active write cycles, i.e. SWCK cycles while WE is high. To transfer the last data to the DRAM array, which at that time is stored in the serial data registers attached to the DRAM array, an RSTW operation is required after the last SWCK cycle.

Note that every write timing of MSM51V4223C is delayed by one clock compared with read timings for easy cascading without any interface delay devices.

Write Reset: RSTW

The first positive transition of SWCK after RSTW becomes high resets the write address counters to zero. RSTW setup and hold times are referenced to the rising edge of SWCK. Because the write reset function is solely controlled by the SWCK rising edge after the high level of RSTW, the states of WE and IE are ignored in the write reset cycle.

Before RSTW may be brought high again for a further reset operation, it must be low for at least two SWCK cycles.

Data Inputs: D_{IN}0 - 3

Write Clock: SWCK

The SWCK latches the input data on chip when WE is high, and also increments the internal write address pointer. Data-in setup time t_{DS} , and hold time t_{DH} are referenced to the rising edge of SWCK.

Write Enable: WE

WE is used for data write enable/disable control. WE high level enables the input, and WE low level disables the input and holds the internal write address pointer. There are no WE disable time (low) and WE enable time (high) restrictions, because the MSM51V4223C is in fully static operation as long as the power is on. Note that WE setup and hold times are referenced to the rising edge of SWCK.

Input Enable: IE

IE is used to enable/disable writing into memory. IE high level enables writing. The internal write address pointer is always incremented by cycling SWCK regardless of the IE level. Note that IE setup and hold times are referenced to the rising edge of SWCK.

Read Operation

The read operation is controlled by three clocks, SRCK, RSTR, and RE. Read operation is accomplished by cycling SRCK, and holding RE high after the read address pointer reset operation or RSTR.

Each read operation, which begins after RSTR, must contain at least 130 active read cycles, i.e. SRCK cycles while RE is high.

Read Reset: RSTR

The first positive transition of SRCK after RSTR becomes high resets the read address counters to zero. RSTR setup and hold times are referenced to the rising edge of SRCK. Because the read reset function is solely controlled by the SRCK rising edge after the high level of RSTR, the states of RE and OE are ignored in the read reset cycle.

Before RSTR may be brought high again for a further reset operation, it must be low for at least two SRCK cycles.

Data Out : D_{OUT}0 - 3

Read Clock: SRCK

Data is shifted out of the data registers. It is triggered by the rising edge of SRCK when RE is high during a read operation. The SRCK input increments the internal read address pointer when RE is high.

The three-state output buffer provides direct TTL compatibility (no pullup resistor required). Data out is the same polarity as data in. The output becomes valid after the access time interval t_{AC} that begins with the rising edge of SRCK. There are no output valid time restriction on MSM51V4223C.

Read Enable: RE

The function of RE is to gate of the SRCK clock for incrementing the read pointer. When RE is high before the rising edge of SRCK, the read pointer is incremented. When RE is low, the read pointer is not incremented. RE setup times (t_{RENS}) and t_{RDSH}) are referenced to the rising edge of the SRCK clock.

Output Enable: OE

OE is used to enable/disable the outputs. OE high level enables the outputs. The internal read address pointer is always incremented by cycling SRCK regardless of the OE level. Note that OE setup and hold times are referenced to the rising edge of SRCK.

Power-up and Initialization

On power-up, the device is designed to begin proper operation after at least 100 ms after V_{CC} has stabilized to a value within the range of recommended operating conditions. After this 100 ms stabilization interval, the following initialization sequence must be performed.

Because the read and write address counters are not valid after power-up, a minimum of 130 dummy write operations (SWCK cycles) and read operations (SRCK cycles) must be performed, followed by an RSTW operation and an RSTR operation, to properly initialize the write and the read address pointer. Dummy write cycles/RSTW and dummy read cycles/RSTR may occur simultaneously.

If these dummy read and write operations start while V_{CC} and/or the substrate voltage has not stabilized, it is necessary to perform an RSTR operation plus a minimum of 130 SRCK cycles plus another RSTR operation, and an RSTW operation plus a minimum of 130 SRCK cycles plus another RSTW operation to properly initialize read and write address pointers.

Old/New Data Access

There must be a minimum delay of 600 SWCK cycles between writing into memory and reading out from memory. If reading from the first field starts with an RSTR operation, before the start of writing the second field (before the next RSTW operation), then the data just written will be read out.

The start of reading out the first field of data may be delayed past the beginning of writing in the second field of data for as many as 119 SWCK cycles. If the RSTR operation for the first field readout occurs less than 119 SWCK cycles after the RSTW operation for the second field write-in, then the internal buffering of the device assures that the first field will still be read out. The first field of data that is read out while the second field of data is written is called "old data".

In order to read out "new data", i.e., the second field written in, the delay between an RSTW operation and an RSTR operation must be at least 600 SRCK cycles. If the delay between RSTW and RSTR operations is more than 120 but less than 600 cycles, then the data read out will be undetermined. It may be "old data" or "new" data, or a combination of old and new data. Such a timing should be avoided.

Cascade Operation

The MSM51V4223C is designed to allow easy cascading of multiple memory devices. This provides higher storage depth, or a longer delay than can be achieved with only one memory device.

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Input Output Voltage	V _T	at $Ta = 25$ °C, V_{SS}	-1.0 to 4.6	V
Output Current	Ios	Ta = 25°C	50	mA
Power Dissipation	P _D	Ta = 25°C	1	W
Operating Temperature	T _{opr}	_	0 to 70	°C
Storage Temperature	T _{stg}		-55 to 150	°C

Recommended Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Power Supply Voltage	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	V _{CC}	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.3	0	0.8	V

DC Characteristics

Parameter	Symbol	Condition	Min.	Max.	Unit
Input Leakage Current	ILI	$0 < V_1 < V_{CC}$, Other Pins Tested at $V = 0 V$	-10	10	μΑ
Output Leakage Current	I _{LO}	0 < V _O < V _{CC}	-10	10	μΑ
Output "H" Level Voltage	V _{OH}	I _{OH} =1 mA	2.4	_	V
Output "L" Level Voltage	V _{OL}	$I_{OL} = 2 \text{ mA}$	_	0.4	V
Operating Current	I _{CC1}	Minimum Cycle Time, Output Open	_	30	mA
Standby Current	I _{CC2}	Input Pin = V _{IH} / V _{IL}	_	3	mA

Capacitance

 $(Ta = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Max.	Unit
Input Capacitance (D _{IN} , SWCK, SRCK, RSTW, RSTR, WE, RE, IE, OE)	Cı	7	pF
Output Capacitance (D _{OUT})	Co	7	pF

AC Characteristics

 $(V_{CC} = 3.0V \sim 3.6V, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$


$(V_{CC} = 3.0V \sim 3.6V, 1a = 0^{\circ}C \text{ to } A$					(0.0)	
Parameter	Symbol	MSM51V4223C-30 MSM51V4223C-40			Unit	
Assess Times from ODOK		Min.	Max.	Min.	Max.	
Access Time from SRCK	t _{AC}	_	30	_	35	ns
D _{OUT} Hold Time from SRCK	t _{DDCK}	6		6	-	ns
D _{OUT} Enable Time from SRCK	tDECK	6	30	6	35	ns
SWCK "H" Pulse Width	twswh	12	_	17	_	ns
SWCK "L" Pulse Width	t _{WSWL}	12	_	17	_	ns
Input Data Setup Time	t _{DS}	3		5	_	ns
Input Data Hold Time	t _{DH}	6	_	6	_	ns
WE Enable Setup Time	t _{WENS}	0	_	0	_	ns
WE Enable Hold Time	twenh	5	_	5	_	ns
WE Disable Setup Time	t _{WDSS}	0		0	_	ns
WE Disable Hold Time	t _{WDSH}	5	_	5	_	ns
IE Enable Setup Time	t _{IENS}	0	_	0	_	ns
IE Enable Hold Time	t _{IENH}	5	_	5	_	ns
IE Disable Setup Time	t _{IDSS}	0	_	0	_	ns
IE Disable Hold Time	t _{IDSH}	5	_	5	_	ns
WE "H" Pulse Width	t _{WWEH}	5	_	10	_	ns
WE "L" Pulse Width	t _{WWEL}	5	_	10	_	ns
IE "H" Pulse Width	t _{WIEH}	5	_	10	_	ns
IE "L" Pulse Width	twiEL	5	_	10	_	ns
RSTW Setup Time	t _{RSTWS}	0	_	0	_	ns
RSTW Hold Time	t _{RSTWH}	10	_	10	_	ns
SRCK "H" Pulse Width	t _{WSRH}	12	_	17	_	ns
SRCK "L" Pulse Width	t _{WSRL}	12	_	17	_	ns
RE Enable Setup Time	t _{RENS}	0	_	0	_	ns
RE Enable Hold Time	t _{RENH}	5		5	_	ns
RE Disable Setup Time	t _{RDSS}	0	_	0	_	ns
RE Disable Hold Time	t _{RDSH}	5	_	5	_	ns
OE Enable Setup Time	toens	0	_	0	_	ns
OE Enable Hold Time	toenh	5	_	5	_	ns
OE Disable Setup Time	todenn	0		0		ns
OE Disable Hold Time	todss	5		5		ns
RE "H" Pulse Width		5		10		ns
RE "L" Pulse Width	twee	5	_	10		
OE "H" Pulse Width	twrel		_	10	_	ns
	t _{WOEH}	5	_		_	ns
OE "L" Pulse Width	twoEL	5	_	10		ns
RSTR Setup Time	trstrs	0	_	0	_	ns
RSTR Hold Time	t _{RSTRH}	10	_	10	_	ns
SWCK Cycle Time	tswc	30	_	40	_	ns
SRCK Cycle Time	tsrc	30	_	40	_	ns
Transition Time (Rise and Fall)	t _T	3	30	3	30	ns

Notes: 1. Input signal reference levels for the parameter measurement are $V_{IH} = 3.0 \text{ V}$ and $V_{IL} = 0 \text{ V}$. The transition time t_T is defined to be a transition time that signal transfers between $V_{IH} = 3.0 \text{ V}$ and $V_{IL} = 0 \text{ V}$.


- 2. AC measurements assume $t_T = 3$ ns.
- 3. Read address must have more than a 600 address delay than write address in every cycle when asynchronous read/write is performed.
- 4. Read must have more than a 600 address delay than write in order to read the data written in a current series of write cycles which has been started at last write reset cycle: this is called "new data read".
 - When read has less than a 119 address delay than write, the read data are the data written in a previous series of write cycles which had been written before at last write reset cycle: this is called "old data read".
- 5. When the read address delay is between more than 120 and less than 599, read data will be undetermined. However, normal write is achieved in this address condition.
- 6. Outputs are measured with a load equivalent to 1 TTL loads and 30 pF. Output reference levels are $V_{OH} = 2.0 \text{ V}$ and $V_{OI} = 0.8 \text{ V}$.

TIMING WAVEFORM


Write Cycle Timing (Write Reset)




Write Cycle Timing (Write Enable)




Write Cycle Timing (Input Enable)



Read Cycle Timing (Read Reset)



Read Cycle Timing (Read Enable)



Read Cycle Timing (Output Enable)

